Regviz

NXP Semiconductors /LPC11Uxx /SYSCON /USBPLLCLKUEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as USBPLLCLKUEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC13xx/SYSCON/USBPLLCLKUEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NO_CHANGE)ENA 0RESERVED

ENA=NO_CHANGE

Description

USB PLL clock source update enable

Fields

ENA

Enable USB PLL clock source update

0 (NO_CHANGE): No change

1 (UPDATE_CLOCK_SOURCE): Update clock source
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data